0
0
Fork 0

Feature/circuit ()

* feat: Add empty circuit project

* add ESP8285 library to circuit

* Add crystal to circuit

* Finished circuit design

* finished PCB design
This commit is contained in:
Lao·Zhu 2021-12-21 10:32:39 +08:00 committed by GitHub
parent 9c297070cb
commit f1b7cc343f
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
9 changed files with 4358 additions and 0 deletions

28
circuit/.gitignore vendored Normal file
View File

@ -0,0 +1,28 @@
# For PCBs designed using KiCad: http://www.kicad-pcb.org/
# Format documentation: http://kicad-pcb.org/help/file-formats/
# Temporary files
*.000
*.bak
*.bck
*.kicad_pcb-bak
*.kicad_sch-bak
*.kicad_prl
*.sch-bak
*~
_autosave-*
*.tmp
*-save.pro
*-save.kicad_pcb
fp-info-cache
# Netlist files (exported from Eeschema)
*.net
# Autorouter files (exported from Pcbnew)
*.dsn
*.ses
# Exported BOM files
*.xml
*.csv

8
circuit/ESP8285.dcm Normal file
View File

@ -0,0 +1,8 @@
EESchema-DOCLIB Version 2.0
#
$CMP ESP8285
D Wi-Fi SoC, qfn-32
F http://espressif.com/sites/default/files/documentation/0a-esp8285_datasheet_en.pdf
$ENDCMP
#
#End Doc Library

72
circuit/ESP8285.lib Normal file
View File

@ -0,0 +1,72 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# ESP8285
#
DEF ESP8285 IC 0 30 Y Y 1 F N
F0 "IC" 1450 800 50 H V L CNN
F1 "ESP8285" 1450 700 50 H V L CNN
F2 "QFN50P500X500X90-33N-D" 1450 600 50 H I L CNN
F3 "http://espressif.com/sites/default/files/documentation/0a-esp8285_datasheet_en.pdf" 1450 500 50 H I L CNN
F4 "Wi-Fi SoC, qfn-32" 1450 400 50 H I L CNN "Description"
F5 "0.9" 1450 300 50 H I L CNN "Height"
F6 "Espressif Systems" 1450 200 50 H I L CNN "Manufacturer_Name"
F7 "ESP8285" 1450 100 50 H I L CNN "Manufacturer_Part_Number"
F8 "356-ESP8285" 1450 0 50 H I L CNN "Mouser Part Number"
F9 "https://www.mouser.co.uk/ProductDetail/Espressif-Systems/ESP8285?qs=chTDxNqvsyn49Ad%252BqWdhIQ%3D%3D" 1450 -100 50 H I L CNN "Mouser Price/Stock"
DRAW
P 5 0 1 6 200 600 1400 600 1400 -1300 200 -1300 200 600 N
X VDDA_1 1 0 0 200 R 50 50 0 0 P
X MTDI 10 500 -1500 200 U 50 50 0 0 P
X VDDPST_1 11 600 -1500 200 U 50 50 0 0 P
X MTCK 12 700 -1500 200 U 50 50 0 0 P
X MTDO 13 800 -1500 200 U 50 50 0 0 P
X GPIO2 14 900 -1500 200 U 50 50 0 0 P
X GPIO0 15 1000 -1500 200 U 50 50 0 0 P
X GPIO4 16 1100 -1500 200 U 50 50 0 0 P
X VDDPST_2 17 1600 -700 200 L 50 50 0 0 P
X SD_DATA_2 18 1600 -600 200 L 50 50 0 0 P
X SD_DATA_3 19 1600 -500 200 L 50 50 0 0 P
X LNA 2 0 -100 200 R 50 50 0 0 P
X SD_CMD 20 1600 -400 200 L 50 50 0 0 P
X SD_CLK 21 1600 -300 200 L 50 50 0 0 P
X SD_DATA_0 22 1600 -200 200 L 50 50 0 0 P
X SD_DATA_1 23 1600 -100 200 L 50 50 0 0 P
X GPIO5 24 1600 0 200 L 50 50 0 0 P
X U0RXD 25 1200 800 200 D 50 50 0 0 P
X U0TXD 26 1100 800 200 D 50 50 0 0 P
X XTAL_OUT 27 1000 800 200 D 50 50 0 0 P
X XTAL_IN 28 900 800 200 D 50 50 0 0 P
X VDDD 29 800 800 200 D 50 50 0 0 P
X VDD3P3_1 3 0 -200 200 R 50 50 0 0 P
X VDDA_2 30 700 800 200 D 50 50 0 0 P
X RES12K 31 600 800 200 D 50 50 0 0 P
X EXT_RSTB 32 500 800 200 D 50 50 0 0 P
X EP 33 400 800 200 D 50 50 0 0 P
X VDD3P3_2 4 0 -300 200 R 50 50 0 0 P
X VDD_RTC 5 0 -400 200 R 50 50 0 0 P
X TOUT 6 0 -500 200 R 50 50 0 0 P
X CHIP_EN 7 0 -600 200 R 50 50 0 0 P
X XDP_DCDC 8 0 -700 200 R 50 50 0 0 P
X MTMS 9 400 -1500 200 U 50 50 0 0 P
ENDDRAW
ENDDEF
#
# HX9193
#
DEF HX9193 U 0 40 Y Y 1 F N
F0 "U" 50 450 50 H V C CNN
F1 "HX9193" 200 -50 50 H V C CNN
F2 "Package_TO_SOT_SMD:SOT-23-5" 250 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
S 0 400 550 0 0 1 0 N
X VIN 1 -300 300 300 R 59 59 1 1 W
X GND 2 -300 200 300 R 59 59 1 1 W
X EN 3 -300 100 300 R 59 59 1 1 I
X NC 4 850 100 300 L 59 59 1 1 N
X VOUT 5 850 300 300 L 59 59 1 1 w
ENDDRAW
ENDDEF
#
#End Library

View File

@ -0,0 +1,62 @@
(module "QFN50P500X500X90-33N-D" (layer F.Cu)
(descr "ESP8285")
(tags "Integrated Circuit")
(attr smd)
(fp_text reference IC** (at 0 0) (layer F.SilkS)
(effects (font (size 1.27 1.27) (thickness 0.254)))
)
(fp_text user %R (at 0 0) (layer F.Fab)
(effects (font (size 1.27 1.27) (thickness 0.254)))
)
(fp_text value "QFN50P500X500X90-33N-D" (at 0 0) (layer F.SilkS) hide
(effects (font (size 1.27 1.27) (thickness 0.254)))
)
(fp_line (start -3.125 -3.125) (end 3.125 -3.125) (layer F.CrtYd) (width 0.05))
(fp_line (start 3.125 -3.125) (end 3.125 3.125) (layer F.CrtYd) (width 0.05))
(fp_line (start 3.125 3.125) (end -3.125 3.125) (layer F.CrtYd) (width 0.05))
(fp_line (start -3.125 3.125) (end -3.125 -3.125) (layer F.CrtYd) (width 0.05))
(fp_line (start -2.5 -2.5) (end 2.5 -2.5) (layer F.Fab) (width 0.1))
(fp_line (start 2.5 -2.5) (end 2.5 2.5) (layer F.Fab) (width 0.1))
(fp_line (start 2.5 2.5) (end -2.5 2.5) (layer F.Fab) (width 0.1))
(fp_line (start -2.5 2.5) (end -2.5 -2.5) (layer F.Fab) (width 0.1))
(fp_line (start -2.5 -2) (end -2 -2.5) (layer F.Fab) (width 0.1))
(fp_circle (center -2.9 -2.5) (end -2.9 -2.375) (layer F.SilkS) (width 0.25))
(pad 1 smd rect (at -2.5 -1.75 90) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 2 smd rect (at -2.5 -1.25 90) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 3 smd rect (at -2.5 -0.75 90) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 4 smd rect (at -2.5 -0.25 90) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 5 smd rect (at -2.5 0.25 90) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 6 smd rect (at -2.5 0.75 90) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 7 smd rect (at -2.5 1.25 90) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 8 smd rect (at -2.5 1.75 90) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 9 smd rect (at -1.75 2.5 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 10 smd rect (at -1.25 2.5 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 11 smd rect (at -0.75 2.5 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 12 smd rect (at -0.25 2.5 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 13 smd rect (at 0.25 2.5 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 14 smd rect (at 0.75 2.5 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 15 smd rect (at 1.25 2.5 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 16 smd rect (at 1.75 2.5 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 17 smd rect (at 2.5 1.75 90) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 18 smd rect (at 2.5 1.25 90) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 19 smd rect (at 2.5 0.75 90) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 20 smd rect (at 2.5 0.25 90) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 21 smd rect (at 2.5 -0.25 90) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 22 smd rect (at 2.5 -0.75 90) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 23 smd rect (at 2.5 -1.25 90) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 24 smd rect (at 2.5 -1.75 90) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 25 smd rect (at 1.75 -2.5 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 26 smd rect (at 1.25 -2.5 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 27 smd rect (at 0.75 -2.5 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 28 smd rect (at 0.25 -2.5 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 29 smd rect (at -0.25 -2.5 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 30 smd rect (at -0.75 -2.5 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 31 smd rect (at -1.25 -2.5 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 32 smd rect (at -1.75 -2.5 0) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
(pad 33 smd rect (at 0 0 0) (size 3.75 3.75) (layers F.Cu F.Paste F.Mask))
(model ESP8285.stp
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)

378
circuit/project-cache.lib Normal file
View File

@ -0,0 +1,378 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Connector_Generic_Conn_02x04_Odd_Even
#
DEF Connector_Generic_Conn_02x04_Odd_Even J 0 40 Y N 1 F N
F0 "J" 50 200 50 H V C CNN
F1 "Connector_Generic_Conn_02x04_Odd_Even" 50 -300 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
Connector*:*_2x??_*
$ENDFPLIST
DRAW
S -50 -195 0 -205 1 1 6 N
S -50 -95 0 -105 1 1 6 N
S -50 5 0 -5 1 1 6 N
S -50 105 0 95 1 1 6 N
S -50 150 150 -250 1 1 10 f
S 150 -195 100 -205 1 1 6 N
S 150 -95 100 -105 1 1 6 N
S 150 5 100 -5 1 1 6 N
S 150 105 100 95 1 1 6 N
X Pin_1 1 -200 100 150 R 50 50 1 1 P
X Pin_2 2 300 100 150 L 50 50 1 1 P
X Pin_3 3 -200 0 150 R 50 50 1 1 P
X Pin_4 4 300 0 150 L 50 50 1 1 P
X Pin_5 5 -200 -100 150 R 50 50 1 1 P
X Pin_6 6 300 -100 150 L 50 50 1 1 P
X Pin_7 7 -200 -200 150 R 50 50 1 1 P
X Pin_8 8 300 -200 150 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Connector_USB_C_Plug_USB2.0
#
DEF Connector_USB_C_Plug_USB2.0 P 0 40 Y Y 1 F N
F0 "P" -400 750 50 H V L CNN
F1 "Connector_USB_C_Plug_USB2.0" 500 750 50 H V R CNN
F2 "" 150 100 50 H I C CNN
F3 "" 150 100 50 H I C CNN
$FPLIST
USB*C*Plug*
$ENDFPLIST
DRAW
A -275 -50 75 -1799 -1 0 1 20 N -350 -50 -200 -50
A -275 -50 25 -1799 -1 0 1 10 N -300 -50 -250 -50
A -275 -50 25 -1799 -1 0 1 10 F -300 -50 -250 -50
A -275 250 25 1 1799 0 1 10 F -250 250 -300 250
A -275 250 25 1 1799 0 1 10 N -250 250 -300 250
A -275 250 75 1 1799 0 1 20 N -200 250 -350 250
C -100 145 25 0 1 10 F
C 0 -130 50 0 1 0 F
S 400 -310 360 -290 0 0 0 N
S 400 60 360 40 0 0 0 N
S 400 160 360 140 0 0 0 N
S 400 310 360 290 0 0 0 N
S 400 410 360 390 0 0 0 N
S 400 610 360 590 0 0 0 N
S -400 700 400 -500 0 1 10 N
S -300 -50 -250 250 0 1 10 F
S 75 170 125 220 0 1 10 F
S 400 -140 360 -160 1 1 0 N
S 400 -40 360 -60 1 1 0 N
P 2 0 1 20 -350 -50 -350 250 N
P 2 0 1 20 -200 250 -200 -50 N
P 2 0 1 20 0 -130 0 270 N
P 3 0 1 20 0 -30 -100 70 -100 120 N
P 3 0 1 20 0 20 100 120 100 170 N
P 4 0 1 10 -50 270 0 370 50 270 -50 270 F
X GND A1 600 -300 200 L 50 50 1 1 P
X GND A12 600 -300 200 L 50 50 1 1 P N
X VBUS A4 600 600 200 L 50 50 1 1 P
X CC A5 600 400 200 L 50 50 1 1 B
X D+ A6 600 50 200 L 50 50 1 1 B
X D- A7 600 150 200 L 50 50 1 1 B
X VBUS A9 600 600 200 L 50 50 1 1 P N
X GND B1 600 -300 200 L 50 50 1 1 P N
X GND B12 600 -300 200 L 50 50 1 1 P N
X VBUS B4 600 600 200 L 50 50 1 1 P N
X VCONN B5 600 300 200 L 50 50 1 1 B
X D+ B6 600 -150 200 L 50 50 1 1 B
X D- B7 600 -50 200 L 50 50 1 1 B
X VBUS B9 600 600 200 L 50 50 1 1 P N
X SHIELD S1 600 -400 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_Antenna
#
DEF Device_Antenna AE 0 40 N N 1 F N
F0 "AE" -75 75 50 H V R CNN
F1 "Device_Antenna" -75 0 50 H V R CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 10 0 100 0 -150 N
P 3 0 1 10 50 100 0 -100 -50 100 N
X A 1 0 -200 100 U 50 50 1 1 I
ENDDRAW
ENDDEF
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_Crystal_GND24
#
DEF Device_Crystal_GND24 Y 0 40 Y N 1 F N
F0 "Y" 125 200 50 H V L CNN
F1 "Device_Crystal_GND24" 125 125 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
Crystal*
$ENDFPLIST
DRAW
S -45 100 45 -100 0 1 12 N
P 2 0 1 0 -100 0 -80 0 N
P 2 0 1 20 -80 -50 -80 50 N
P 2 0 1 0 0 -150 0 -140 N
P 2 0 1 0 0 140 0 150 N
P 2 0 1 20 80 -50 80 50 N
P 2 0 1 0 80 0 100 0 N
P 4 0 1 0 -100 -90 -100 -140 100 -140 100 -90 N
P 4 0 1 0 -100 90 -100 140 100 140 100 90 N
X 1 1 -150 0 50 R 50 50 1 1 P
X 2 2 0 200 50 D 50 50 1 1 P
X 3 3 150 0 50 L 50 50 1 1 P
X 4 4 0 -200 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_L
#
DEF Device_L L 0 40 N N 1 F N
F0 "L" -50 0 50 V V C CNN
F1 "Device_L" 75 0 50 V V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
Choke_*
*Coil*
Inductor_*
L_*
$ENDFPLIST
DRAW
A 0 -75 25 -899 899 0 1 0 N 0 -100 0 -50
A 0 -25 25 -899 899 0 1 0 N 0 -50 0 0
A 0 25 25 -899 899 0 1 0 N 0 0 0 50
A 0 75 25 -899 899 0 1 0 N 0 50 0 100
X 1 1 0 150 50 D 50 50 1 1 P
X 2 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_LED
#
DEF Device_LED D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "Device_LED" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
LED*
LED_SMD:*
LED_THT:*
$ENDFPLIST
DRAW
P 2 0 1 10 -50 -50 -50 50 N
P 2 0 1 0 -50 0 50 0 N
P 4 0 1 10 50 -50 50 50 -50 0 50 -50 N
P 5 0 1 0 -120 -30 -180 -90 -150 -90 -180 -90 -180 -60 N
P 5 0 1 0 -70 -30 -130 -90 -100 -90 -130 -90 -130 -60 N
X K 1 -150 0 100 R 50 50 1 1 P
X A 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# ESP8285_ESP8285
#
DEF ESP8285_ESP8285 IC 0 30 Y Y 1 F N
F0 "IC" 1450 800 50 H V L CNN
F1 "ESP8285_ESP8285" 1450 700 50 H V L CNN
F2 "QFN50P500X500X90-33N-D" 1450 600 50 H I L CNN
F3 "http://espressif.com/sites/default/files/documentation/0a-esp8285_datasheet_en.pdf" 1450 500 50 H I L CNN
F4 "Wi-Fi SoC, qfn-32" 1450 400 50 H I L CNN "Description"
F5 "0.9" 1450 300 50 H I L CNN "Height"
F6 "Espressif Systems" 1450 200 50 H I L CNN "Manufacturer_Name"
F7 "ESP8285" 1450 100 50 H I L CNN "Manufacturer_Part_Number"
F8 "356-ESP8285" 1450 0 50 H I L CNN "Mouser Part Number"
F9 "https://www.mouser.co.uk/ProductDetail/Espressif-Systems/ESP8285?qs=chTDxNqvsyn49Ad%252BqWdhIQ%3D%3D" 1450 -100 50 H I L CNN "Mouser Price/Stock"
DRAW
P 5 0 1 6 200 600 1400 600 1400 -1300 200 -1300 200 600 N
X VDDA_1 1 0 0 200 R 50 50 0 0 P
X MTDI 10 500 -1500 200 U 50 50 0 0 P
X VDDPST_1 11 600 -1500 200 U 50 50 0 0 P
X MTCK 12 700 -1500 200 U 50 50 0 0 P
X MTDO 13 800 -1500 200 U 50 50 0 0 P
X GPIO2 14 900 -1500 200 U 50 50 0 0 P
X GPIO0 15 1000 -1500 200 U 50 50 0 0 P
X GPIO4 16 1100 -1500 200 U 50 50 0 0 P
X VDDPST_2 17 1600 -700 200 L 50 50 0 0 P
X SD_DATA_2 18 1600 -600 200 L 50 50 0 0 P
X SD_DATA_3 19 1600 -500 200 L 50 50 0 0 P
X LNA 2 0 -100 200 R 50 50 0 0 P
X SD_CMD 20 1600 -400 200 L 50 50 0 0 P
X SD_CLK 21 1600 -300 200 L 50 50 0 0 P
X SD_DATA_0 22 1600 -200 200 L 50 50 0 0 P
X SD_DATA_1 23 1600 -100 200 L 50 50 0 0 P
X GPIO5 24 1600 0 200 L 50 50 0 0 P
X U0RXD 25 1200 800 200 D 50 50 0 0 P
X U0TXD 26 1100 800 200 D 50 50 0 0 P
X XTAL_OUT 27 1000 800 200 D 50 50 0 0 P
X XTAL_IN 28 900 800 200 D 50 50 0 0 P
X VDDD 29 800 800 200 D 50 50 0 0 P
X VDD3P3_1 3 0 -200 200 R 50 50 0 0 P
X VDDA_2 30 700 800 200 D 50 50 0 0 P
X RES12K 31 600 800 200 D 50 50 0 0 P
X EXT_RSTB 32 500 800 200 D 50 50 0 0 P
X EP 33 400 800 200 D 50 50 0 0 P
X VDD3P3_2 4 0 -300 200 R 50 50 0 0 P
X VDD_RTC 5 0 -400 200 R 50 50 0 0 P
X TOUT 6 0 -500 200 R 50 50 0 0 P
X CHIP_EN 7 0 -600 200 R 50 50 0 0 P
X XDP_DCDC 8 0 -700 200 R 50 50 0 0 P
X MTMS 9 400 -1500 200 U 50 50 0 0 P
ENDDRAW
ENDDEF
#
# ESP8285_HX9193
#
DEF ESP8285_HX9193 U 0 40 Y Y 1 F N
F0 "U" 50 450 50 H V C CNN
F1 "ESP8285_HX9193" 200 -50 50 H V C CNN
F2 "Package_TO_SOT_SMD:SOT-23-5" 250 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
S 0 400 550 0 0 1 0 N
X VIN 1 -300 300 300 R 59 59 1 1 W
X GND 2 -300 200 300 R 59 59 1 1 W
X EN 3 -300 100 300 R 59 59 1 1 I
X NC 4 850 100 300 L 59 59 1 1 N
X VOUT 5 850 300 300 L 59 59 1 1 w
ENDDRAW
ENDDEF
#
# Interface_USB_CH330N
#
DEF Interface_USB_CH330N U 0 20 Y Y 1 F N
F0 "U" 0 550 50 H V L CNN
F1 "Interface_USB_CH330N" 450 -50 50 H V R CNN
F2 "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm" 300 -150 50 H I C CNN
F3 "" 200 500 50 H I C CNN
$FPLIST
SOIC*3.9x4.9mm*P1.27mm*
$ENDFPLIST
DRAW
S 0 500 550 0 0 1 0 N
X UD+ 1 -100 400 100 R 50 50 1 1 B
X UD- 2 -100 300 100 R 50 50 1 1 B
X GND 3 -100 200 100 R 50 50 1 1 W
X ~RTS 4 -100 100 100 R 50 50 1 1 O
X VCC 5 650 100 100 L 50 50 1 1 W
X TXD 6 650 200 100 L 50 50 1 1 O
X RXD 7 650 300 100 L 50 50 1 1 I
X V3 8 650 400 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Switch_SW_DIP_x01
#
DEF Switch_SW_DIP_x01 SW 0 0 Y N 1 F N
F0 "SW" 0 150 50 H V C CNN
F1 "Switch_SW_DIP_x01" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
SW?DIP?x1*
$ENDFPLIST
DRAW
C -80 0 20 0 0 0 N
C 80 0 20 0 0 0 N
P 2 0 0 0 -60 5 93 46 N
X ~ 1 -300 0 200 R 50 50 1 1 P
X ~ 2 300 0 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+5V
#
DEF power_+5V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+5V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +5V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_PWR_FLAG
#
DEF power_PWR_FLAG #FLG 0 0 N N 1 F P
F0 "#FLG" 0 75 50 H I C CNN
F1 "power_PWR_FLAG" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 50 -40 75 0 100 40 75 0 50 N
X pwr 1 0 0 0 U 50 50 0 0 w
ENDDRAW
ENDDEF
#
#End Library

2362
circuit/project.kicad_pcb Normal file

File diff suppressed because it is too large Load Diff

250
circuit/project.pro Normal file
View File

@ -0,0 +1,250 @@
update=2021/12/21 1:34:57
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=Pcbnew
SpiceAjustPassiveValues=0
LabSize=50
ERC_TestSimilarLabels=1
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=project.net
CopperLayerCount=2
BoardThickness=1.6
AllowMicroVias=0
AllowBlindVias=0
RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1
MinTrackWidth=0.2
MinViaDiameter=0.4
MinViaDrill=0.3
MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
TrackWidth1=0.254
TrackWidth2=0.3
TrackWidth3=0.4
ViaDiameter1=0.6
ViaDrill1=0.3
dPairWidth1=0.2
dPairGap1=0.2
dPairViaGap1=0.25
SilkLineWidth=0.12
SilkTextSizeV=1
SilkTextSizeH=1
SilkTextSizeThickness=0.15
SilkTextItalic=0
SilkTextUpright=1
CopperLineWidth=0.2
CopperTextSizeV=1.5
CopperTextSizeH=1.5
CopperTextThickness=0.3
CopperTextItalic=0
CopperTextUpright=1
EdgeCutLineWidth=0.05
CourtyardLineWidth=0.05
OthersLineWidth=0.15
OthersTextSizeV=1
OthersTextSizeH=1
OthersTextSizeThickness=0.15
OthersTextItalic=0
OthersTextUpright=1
SolderMaskClearance=0
SolderMaskMinWidth=0
SolderPasteClearance=0
SolderPasteRatio=-0
[pcbnew/Layer.F.Cu]
Name=F.Cu
Type=0
Enabled=1
[pcbnew/Layer.In1.Cu]
Name=In1.Cu
Type=0
Enabled=0
[pcbnew/Layer.In2.Cu]
Name=In2.Cu
Type=0
Enabled=0
[pcbnew/Layer.In3.Cu]
Name=In3.Cu
Type=0
Enabled=0
[pcbnew/Layer.In4.Cu]
Name=In4.Cu
Type=0
Enabled=0
[pcbnew/Layer.In5.Cu]
Name=In5.Cu
Type=0
Enabled=0
[pcbnew/Layer.In6.Cu]
Name=In6.Cu
Type=0
Enabled=0
[pcbnew/Layer.In7.Cu]
Name=In7.Cu
Type=0
Enabled=0
[pcbnew/Layer.In8.Cu]
Name=In8.Cu
Type=0
Enabled=0
[pcbnew/Layer.In9.Cu]
Name=In9.Cu
Type=0
Enabled=0
[pcbnew/Layer.In10.Cu]
Name=In10.Cu
Type=0
Enabled=0
[pcbnew/Layer.In11.Cu]
Name=In11.Cu
Type=0
Enabled=0
[pcbnew/Layer.In12.Cu]
Name=In12.Cu
Type=0
Enabled=0
[pcbnew/Layer.In13.Cu]
Name=In13.Cu
Type=0
Enabled=0
[pcbnew/Layer.In14.Cu]
Name=In14.Cu
Type=0
Enabled=0
[pcbnew/Layer.In15.Cu]
Name=In15.Cu
Type=0
Enabled=0
[pcbnew/Layer.In16.Cu]
Name=In16.Cu
Type=0
Enabled=0
[pcbnew/Layer.In17.Cu]
Name=In17.Cu
Type=0
Enabled=0
[pcbnew/Layer.In18.Cu]
Name=In18.Cu
Type=0
Enabled=0
[pcbnew/Layer.In19.Cu]
Name=In19.Cu
Type=0
Enabled=0
[pcbnew/Layer.In20.Cu]
Name=In20.Cu
Type=0
Enabled=0
[pcbnew/Layer.In21.Cu]
Name=In21.Cu
Type=0
Enabled=0
[pcbnew/Layer.In22.Cu]
Name=In22.Cu
Type=0
Enabled=0
[pcbnew/Layer.In23.Cu]
Name=In23.Cu
Type=0
Enabled=0
[pcbnew/Layer.In24.Cu]
Name=In24.Cu
Type=0
Enabled=0
[pcbnew/Layer.In25.Cu]
Name=In25.Cu
Type=0
Enabled=0
[pcbnew/Layer.In26.Cu]
Name=In26.Cu
Type=0
Enabled=0
[pcbnew/Layer.In27.Cu]
Name=In27.Cu
Type=0
Enabled=0
[pcbnew/Layer.In28.Cu]
Name=In28.Cu
Type=0
Enabled=0
[pcbnew/Layer.In29.Cu]
Name=In29.Cu
Type=0
Enabled=0
[pcbnew/Layer.In30.Cu]
Name=In30.Cu
Type=0
Enabled=0
[pcbnew/Layer.B.Cu]
Name=B.Cu
Type=0
Enabled=1
[pcbnew/Layer.B.Adhes]
Enabled=1
[pcbnew/Layer.F.Adhes]
Enabled=1
[pcbnew/Layer.B.Paste]
Enabled=1
[pcbnew/Layer.F.Paste]
Enabled=1
[pcbnew/Layer.B.SilkS]
Enabled=1
[pcbnew/Layer.F.SilkS]
Enabled=1
[pcbnew/Layer.B.Mask]
Enabled=1
[pcbnew/Layer.F.Mask]
Enabled=1
[pcbnew/Layer.Dwgs.User]
Enabled=1
[pcbnew/Layer.Cmts.User]
Enabled=1
[pcbnew/Layer.Eco1.User]
Enabled=1
[pcbnew/Layer.Eco2.User]
Enabled=1
[pcbnew/Layer.Edge.Cuts]
Enabled=1
[pcbnew/Layer.Margin]
Enabled=1
[pcbnew/Layer.B.CrtYd]
Enabled=1
[pcbnew/Layer.F.CrtYd]
Enabled=1
[pcbnew/Layer.B.Fab]
Enabled=1
[pcbnew/Layer.F.Fab]
Enabled=1
[pcbnew/Layer.Rescue]
Enabled=0
[pcbnew/Netclasses]
[pcbnew/Netclasses/Default]
Name=Default
Clearance=0.2
TrackWidth=0.254
ViaDiameter=0.6
ViaDrill=0.3
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25

1195
circuit/project.sch Normal file

File diff suppressed because it is too large Load Diff

3
circuit/sym-lib-table Normal file
View File

@ -0,0 +1,3 @@
(sym_lib_table
(lib (name ESP8285)(type Legacy)(uri ${KIPRJMOD}/ESP8285.lib)(options "")(descr ""))
)